The two cases of the Fetch and Execute Cycle:

A. What is fetched is actually an address:

- 1. fetch (reference)
- 2. decode (and realize that what was fetched was an address)
- 2.1 fetch the data at the address which was just fetched
- 2.2 decode (this will now be data/instructions, rather than an address)
- 3. execute
- 4. store partial result (in CPU accumulator register)

(perform next fetch)

- 5. (eventually) store result (in RAM)
- B. When what is fetched is data or instructions
- 1. fetch (data)
- 2. decode
- 3. execute
- 4. store partial result (in CPU accumulator register)

(perform next fetch)

5. (eventually) store result (in RAM)

Important Registers Used in the Fetch & Execute Cycle:

Accumulator Register - temporarily stores a value that is in the process of being calculated, one step at a time. Instruction Register - holds the instructions, one at a time.

Memory Address Register - holds either:

- the memory address of the data ("operand") to be used by the instruction

- the memory address to which result to be written ("stored")

Program Counter Register - holds the next memory address in line to be fetched.

Example of 2 + 3 =

Step 1; in assember code: LOAD x

1. fetch

RAM

CPU	using memory bus	@AAA111 @AAA112 @AAA113 @AAA114	
	fetch what's at AAA111	123ABC	@FEEFEE

			I	2		@33344D		
		using data bus		@123A	3C			
	•	0100 1 (the letters L O A I a reference to a place i RAM holding the value i	D and n 2)	0100 110 0100 11 0100 000 0100 010	00 11 01@222CC0 00	C	@D2D2D2	2D2
Result in v	various reg	gisters:		F89789			Г	@F89789
Accumula null	ator Reg.	Instructional Reg. LOAD	Mem. Add 2	(x) ress Reg.	Program Counte @AAA111	er Reg.		(2)
<ol> <li>2. Decode.</li> <li>3. Execute.</li> <li>4. Store in A Result in va Accumulato 2</li> </ol>	Accumulat arious regis or Reg.	or. ters: Instructional Reg. null	Mem. Addre null	ss Reg.	Program Counter @AAA112	Reg.		
Step 2; in 1	assembler	code: ADD y		RAM				
CPU	u	ising memory bus	Γ	@AAA111	@AAA112 @AA	A113 @/	4AA114	
		fetch what's at AAA112			222CCC	@3 <sup>,</sup>	@ 3344D	FEEFEE
	4	using data bus		@123AB	c	ine of		
Result in va	rious regis	0100 0 (the letters A D D an reference to a place in RAM holding the value 3 Note the later is an add but carried on the data as requested data.*) ters:	d a } ress, bus		★     …@2222CCC     0100 0001     0100 0100     0100 0100     (ADD)     D2D2D2D2     (y)		@D2D2D2 0011 00 (3)	2D2 11 @F89789
Accumulato	or Rea	Instructional Reg	Mem Addre	ss Rea	Program Counter	Rea		



Basically the address bus carries requests from the CPU to the RAM for information stored at various specific memory addresses. It is (in fact will have to be) the physical width of the system architecture - 32 wires wide, or 64 wires wide - so as to accommodate all the combinations of addresses being sent at one time.

Meantime, regarding the data bus, most of the time it finds itself carrying back data from the RAM; that data will be either in the form of instructions, or it will be data itself. And for objects, that "data" will be references. But it's still data, carried on the data bus, even though the data is an address. And the data bus is two-way, since at times it will carry processed data back from the accumulator register to be stored in RAM.

And remember there are two buses, internal and external. The internal bus is made up of both the address and the data bus, and allows for transferral of addresses and data between the CPU and the cache and RAM memory.